Senior ASIC engineer
work on projects for the biggest players in ASIC world, design and verify digital circuits using VHDL SystemVerilog languages (in verification we use the most modern verification methodology – UVM), drive project activities and guide junior engineers, work ...